
PIC32MX1XX/2XX
DS61168D-page 12
Preliminary
2011-2012 Microchip Technology Inc.
Pin Diagrams (Continued)
44-Pin VTLA(1,2,3)
= Pins are up to 5V tolerant
Note
1:
2:
Every I/O port pin (RAx-RCx) can be used as a change notification pin (CNAx-CNCx). See Section 11.0 “I/O Ports” for more
information.
3:
The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to VSS externally.
4:
This pin function is available on PIC32MX130F064D and PIC32MX150F128D devices only.
RP
B8/
S
CL1/
CTED10/
PMD4/
R
B8
RP
B7/CT
E
D3/P
MD5/INT0/RB7
PG
E
C
3
/R
P
B6
/P
M
D
6
/R
B
6
PG
E
D
3
/R
P
B5
/P
M
D
7
/R
B
5
V
DD
V
SS
RP
C
5/P
MA3/RC5
RP
C
4/P
MA4/RC4
RP
C
3/RC3
TDI/
RP
A9
/P
M
A
9
/RA
9
S
O
SCO
/RPA
4
/T
1C
K/CTED9
/RA4
RPB9/SDA1/CTED4/PMD3/RB9
S
O
SCI
/RP
B4/
R
B4
RPC6/PMA1/RC6
TDO/RPA8/PMA8/RA8
RPC7/PMA0/RC7
OSC2/CLKO/RPA3/RA3
RPC8/PMA5/RC8
OSC1/CLKI/RPA2/RA2
RPC9/CTED7/PMA6/RC9
VSS
PIC32MX110F016D
VDD
VCAP
AN8/RPC2/PMA2/RC2
PGED2/RPB10/CTED11/PMD2/RB10
AN7/RPC1/RC1
PGEC2/RPB11/PMD1/RB11
AN6/RPC0/RC0
AN12/PMD0/RB12
AN5/C1INA/C2INC/RTCC/RPB3/SCL2/RB3
AN4/C1INB/C2IND/RPB2/SDA2/CTED13/RB2
PG
EC
(4)
/T
CK
/CTED8/PMA
7/R
A
7
CV
RE
F
/AN10/C3INB/RPB14
/S
C
K1/CT
E
D5/P
MWR/RB
14
AN9/
C3INA
/RPB
15/
SCK2
/CTED6/
P
MCS1
/RB
1
5
AV
SS
AV
DD
MCLR
V
REF
+/CV
RE
F+/AN0
/C3INC/RP
A0/CT
E
D1/R
A
0
V
REF
-/
CV
RE
F
-/
A
N
1/RP
A1/CT
E
D2/R
A
1
P
G
ED1
/AN2
/C1IND/C2
INB/C3IND/RPB
0
/R
B
0
PIC32MX120F032D
1
10
33
32
31
30
29
28
2
3
4
5
6
24
23
22
21
20
19
11
12 13 14 15
7
8
9
34
35
36
16
17 18
27
26
25
37
38
39
40
41
42
43
44
P
G
EC
1/
AN
3
/C
1I
N
C
/C
2I
N
A/
R
P
B1
/C
TED
12
/R
B
1
AN11/
RPB1
3/CTPL
S/
PMRD/RB
13
PIC32MX130F064D
PIC32MX150F128D
PG
ED
(4)
/TM
S
/P
M
A
1
0/
R
A1
0